English
Login
Register
Work Studies Languages For Companies About iAgora
 English
View Offer
Home Work Studies Languages For Companies
Work > Internships > Engineering > USA > Menlo Park > View Offer 

Design for Test (DFT) Engineer Intern

Company not shown
United States  Menlo Park, United States
Internship, Engineering, English
10
Visits
0
Applicants
Register

Job Description:

(COMPANY NAME) Reality Labs focuses on delivering (COMPANY NAME)'s vision through Augmented Reality (AR). Compute power requirements of Augmented Reality require custom silicon. (COMPANY NAME) Silicon team is driving the state of the art forward with breakthrough work in computer vision, machine learning, mixed reality, graphics, displays, sensors, and new ways to map the human body. Our chips will enable AR devices where our real and virtual world will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistor, through architecture, to firmware, and algorithms.

Design for Test (DFT) Engineer Intern Responsibilities

*

Develop and automate DFT flows

*

Perform DFT rule checks using commercial DFT tools and work with designers to resolve issues

*

Develop simulation testbenches to verify DFT implementation

*

Review IP specifications to establish required DFT features

Minimum Qualifications

*

Currently has, or is in the process of obtaining, a Bachelors or Masters in Electrical and Computer Engineering, or related field

*

Must obtain work authorization in country of employment at the time of hire, and maintain ongoing work authorization during employment

*

Knowledge of digital design fundamentals and computer architecture

*

Experience with Python, Perl, TCL or equivalent shell scripting language

*

Familiarity with SoC/ASIC design flow

Preferred Qualifications

*

Intent to return to degree-program after the completion of the internship/co-op

*

Knowledge of SOC design flow and DFT practices is a plus, e.g., At-Speed Test, Built-in Self-Test (BIST), Automated Test Pattern Generation (ATPG)

*

Experience writing Verilog RTL and developing simulation testbenches

*

Experience with commercial EDA tools for synthesis, simulation, DFT and ATPG

*

Knowledge of industry test standards (IEEE1xxx.1, IEEE1500)

Locations

About the (COMPANY NAME) company

(COMPANY NAME)'s mission is to give people the power to build community and bring the world closer together. Through our family of apps and services, we're building a different kind of company that connects billions of people around the world, gives them ways to share what matters most to them, and helps bring people closer together. Whether we're creating new products or helping a small business expand its reach, people at (COMPANY NAME) are builders at heart. Our global teams are constantly iterating, solving problems, and working together to empower people around the world to build community and connect in meaningful ways. Together, we can help people build stronger communities - we're just getting started.

(COMPANY NAME) is committed to providing reasonable support (called accommodations) in our recruiting processes for candidates with disabilities, long term conditions, mental health conditions or who are neurodivergent, and to candidates with sincerely held religious beliefs or requiring pregnancy related support. If you need support, please reach out to axxxxxxxxxxxxx-xxx@xx.xxm

Source: Company website
Posted on: 08 Apr 2021
Type of job: Internship
Industry: Internet / New Media
Languages: English
Register
80.010 jobs and internships
in 137 countries
Register   or Login
We uses cookies to deliver services, personalize content and ads, and analyze our traffic.  More info.
Other options I accept