Publica unas prácticas
es
Detalles de la Oferta
Empleo > Graduate Programmes > Ingeniería > EE.UU. > Detalles de la Oferta 

SoC Physical Design Engineer, PnR

No se muestra la compañía
Estados Unidos  Estados Unidos
Graduate Programme, Ingeniería, Inglés
13
Visitas
0
Candidatos
Regístrate

Descripción del puesto:

Imagine what you could do here! At (COMPANY NAME), new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Dynamic, hardworking people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all (COMPANY NAME) Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking (COMPANY NAME) product! In this visible role, you will be directly responsible for the physical implementation of design partition(s) (from netlist to tapeout) for a highly complex SoC utilizing innovative process technology.

Key Qualifications
Key Qualifications

* Minimum BS.
* Previous internship/co-op, project work, or relevant coursework in computer architecture, VLSI, design, logic design, or circuit design.
* Strong teamwork skills with the ability to collaborate with multiple functional teams across a variety of fields.
* Experience with Verilog, VHDL, Python, Perl, TCL and/or SPICE is beneficial.
* Currently enrolled in an undergraduate or graduate program in Computer Engineering, Electrical Engineering, Computer Science or related fields.
* Will be graduating with a minimum of a Bachelor's degree by December 2023 or May 2024.

Description
Description

In Physical Design, you will be at the center of design effort collaborating with architecture, CAD, timing and logic design teams, with a critical impact on delivering best in class designs Knowledge of basic chip architecture, back end chip design flow, physical synthesis, floor-planning, place and route (PnR), power grid, timing (STA), physical design verification (DRC/LVS), EMIR (Redhawk/Totem/Voltus). Responsibilities would include: * Working with the logic design team to understand partition architecture and drive physical aspects early in the design cycle. * Completing netlist to GDS2 implementation for partition(s) meeting schedule and design goals. * Timing, physical and electrical verification, and driving the signoff closure for the partitions. * Resolve and improve design and flow issues related to physical design, identify potential solutions, and drive execution.

Education & Experience
Education & Experience

Minimum BS

Additional Requirements
Additional Requirements

Origen: Web de la compañía
Publicado: 26 Abr 2024
Tipo de oferta: Graduate Programme
Sector: Electrónica de Consumo
Idiomas: Inglés
Regístrate
118.719 empleos y prácticas
en 150 países
Regístrate