Pubblicare uno stage
it
Offerta
Lavoro > Stage > Ingegneria > Regno Unito > Cambridge > Offerta 

CAD Tools Optimisation Engineer (Design Verification)

Apple
Regno Unito  Cambridge, Regno Unito
Stage, Ingegneria, Inglese
35
Visite
0
Candidati
Registrarsi

Descrizione del lavoro:

Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish. Multifaceted, amazing people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our commitment to leave the world better than we found it. Join us to help deliver the next groundbreaking Apple product! Do you love working on challenges that no one has solved yet? As a member of our dynamic group, you will have the unique and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple's customers every single day. Apple's CAD Hardware Tech team are responsible for automating processes in designing Apple's chips which power everything from Apple Watch and Apple TV to iPhone and iPad. We have outstanding career opportunities for interns interested in applying their software knowledge towards developing Apple's ground breaking methodologies. Working among the industry's best, we're looking for those with talent and ambition to innovate the way we design computer chips, to provide the next technological leap and improve customer experiences.
As an experienced CAD engineer, you will assist with delivering high quality infrastructure for automating chip design processes. Specifically as the chip designs are becoming larger than ever, there is a growing need to optimise the performance of simulation tools to maximise the efficiency and reduce resource requirements (both in compute time and space). The scope of work includes developing and deploying new methodologies with vendor and internal teams, supporting and debugging issues on large scale simulations.
Expert knowledge on Cadence tool chain Familiarity with SystemVerilog / Verilog / VHDL A curiosity about GPU / PMU / CPU / SOC architecture and micro-architecture
Expert knowledge on Cadence tool chain Familiarity with SystemVerilog / Verilog / VHDL A curiosity about GPU / PMU / CPU / SOC architecture and micro-architecture

Provenienza: Web dell'azienda
Pubblicato il: 19 Feb 2026  (verificato il 25 Feb 2026)
Tipo di impiego: Stage
Settore: Elettronica di consumo
Lingue: Inglese
Registrarsi
138.300 lavori e stage
in 159 Paesi
Registrati