Stages in Cupertino, Stati Uniti

“(COMPANY NAME) is seeking a Design Verification Intern to ensure SOC quality, develop tests, and collaborate with teams on chip design. Requires BSEE/MSEE or CS enrollment, knowledge of CPU/SOC architecture, C/C++, scripting, and Verilog. Full-time on-site role in chip verification.”